mirror of
https://github.com/mikecarper/MeshCore.git
synced 2026-09-15 01:16:04 +00:00
mikecarper
0e5955f889
Keep TCXO warm during owned dual-profile retunes, batch modulation setup, and enable guarded fast RX with buffered 8 MHz SPI on XIAO S3 WIO and Indicator LoRa. Preserve lifecycle invalidation, packet guards, rollback, and existing scheduling budgets. Add reliable sequence-scoped USB lab transport, native regression coverage, bounded channel and preamble diagnostics, and byte-exact measurement records including failed experiments and qualification limits.
13 lines
700 B
Plaintext
13 lines
700 B
Plaintext
tools/lora_ota/rak3401_four_component_endf_backport.patch whitespace=-blank-at-eol,-blank-at-eof
|
|
tools/lora_ota/rak3401_terminal_ota_backport.patch whitespace=-blank-at-eol,-blank-at-eof
|
|
|
|
# Empty final TSV columns are data, not accidental trailing whitespace.
|
|
docs/releases/1.17.1.5-variant-map.tsv whitespace=-blank-at-eol
|
|
|
|
# Preserve byte-exact radio-lab captures so published SHA-256 values remain
|
|
# valid across Windows and Linux checkouts. CRLF in these captures is data.
|
|
tools/hil/profile_switch*.json -text whitespace=cr-at-eol
|
|
tools/hil/preamble_stationary*.json -text whitespace=cr-at-eol
|
|
tools/hil/sf6_125*.json -text whitespace=cr-at-eol
|
|
tools/hil/sf8_125*.json -text whitespace=cr-at-eol
|