Files
ZephCore/zephcore/boards/common/mg24_common.conf
T
liquidraver 553b71c44a Make production the default build; decouple USB companion from CONFIG_LOG
Production (LOG=n, ASSERT=n, RTT=n, reboot-on-fatal) is now the prj.conf
default; debug.conf is the opt-in bundle. Removed prod.conf and the
logging.conf auto-include; relocated RTT/ASSERT out of the always-on
platform confs so they no longer override the prod defaults.

Add CONFIG_ZEPHCORE_COMPANION_USB so the USB CDC companion transport
compiles independently of logging (default-y on USB-capable companions,
opt-in on ESP32-S3 via esp32s3_usb.conf). Gate all USB sites behind one
ZEPHCORE_USB_STACK macro.

Rework BLE/USB interface arbitration to first-come-first-served: neither
transport evicts a live session. Make active_iface mutation thread-safe
(mutex + atomic claim) across the BLE callback thread and USB workqueue.

Share the ESP32-S3 USB OTG / console DTS via common dtsi includes; enable
uart0 (GPIO43/44) on station_g2 and xiao so the console reroute works.
2026-05-30 21:05:42 +02:00

34 lines
1.4 KiB
Plaintext

# EFR32MG24 Platform Configuration
# Included by all MG24-based boards (XIAO MG24, etc.)
# Only contains MG24-specific settings — common BLE/Storage/Input is in zephcore_common.conf
#
# Include order: prj.conf → zephcore_common.conf → mg24_common.conf → <board>/board.conf
#
# NOTE: MG24 uses Silicon Labs proprietary BLE controller blob.
# Requires: west blobs fetch hal_silabs
# ========== BLE: MG24-specific controller settings ==========
# DLE managed internally by Silabs blob — no CONFIG_BT_CTLR_DATA_LENGTH_MAX
# TX power managed internally by Silabs blob — no CONFIG_BT_CTLR_TX_PWR_*
# BLE thread stacks — Silabs blob needs larger stacks
CONFIG_BT_TX_PROCESSOR_STACK_SIZE=2048
# Controller assert handler — without this, a controller assert silently
# freezes the CPU at highest IRQ priority with zero log output.
# Harmless when CONFIG_ASSERT=n, so it stays on for prod and debug.
CONFIG_BT_CTLR_ASSERT_HANDLER=y
# ========== Debug ==========
# CONFIG_ASSERT is debug-only (boards/common/debug.conf, opt-in). Setting it
# here would override the prj.conf production default (CONFIG_ASSERT=n) on every
# MG24 build, since this file loads after prj.conf.
# ========== Heap ==========
# Silabs BLE stack requires larger heap (override zephcore_common 2KB default)
CONFIG_HEAP_MEM_POOL_SIZE=32768
# ========== ADC ==========
# No battery voltage divider on MG24 boards — disable ADC driver
CONFIG_ADC=n