Files
Tom HarknessandClaude Sonnet 5 e6d7cd1f9d Fix CEP reply corruption: move payload memset after time-critical reads
receive_ng_internal() zeroed rx->data (up to PM3_CMD_DATA_SIZE bytes)
between the preamble read and the payload read. CEP's SPI1 receiver has
no FIFO (single-byte holding register), so that stall lost bytes on every
frame - confirmed via logic analyzer (wire content byte-perfect) plus
Dbprintf instrumentation showing the payload read consistently short by
half. Reordered so preamble/payload/postamble/CRC are all read back-to-back
before any memset/memcpy happens. USB/FPC/BWM are unaffected: same total
work, just resequenced.

Co-Authored-By: Claude Sonnet 5 <noreply@anthropic.com>
2026-09-28 21:27:50 +02:00
..
…
…
2026-09-05 18:09:46 +02:00
2026-08-28 13:10:24 +02:00
2026-08-28 13:10:24 +02:00
2026-09-26 12:23:47 -04:00
2026-09-01 17:57:31 +02:00
…
…
2026-09-15 08:36:13 +02:00
…
…
2026-09-15 20:41:22 +02:00
…
…
2026-09-15 08:10:09 +02:00
…
…
2026-09-27 21:15:18 +02:00
…
2026-09-15 08:36:13 +02:00
…
2026-09-15 08:36:13 +02:00
…
2026-09-15 08:21:25 +02:00
2026-09-16 19:00:50 +02:00
2026-09-16 19:00:50 +02:00
2026-09-16 19:00:50 +02:00
2026-09-16 19:00:50 +02:00
2026-09-16 11:26:16 +02:00
2026-08-29 15:00:03 +02:00
2026-09-15 22:57:37 +02:00
2026-09-15 08:10:09 +02:00
…
…
2026-09-16 19:00:50 +02:00
…
2026-09-15 08:17:05 +02:00
2026-09-14 19:56:57 +02:00
…
2026-09-26 12:23:47 -04:00
2026-09-27 21:15:18 +02:00
2026-08-29 16:03:00 +02:00
…
…
…
…
…
2026-08-28 13:10:24 +02:00
2026-09-15 08:21:25 +02:00
2026-09-01 13:34:02 +02:00
…
…
2026-09-08 16:04:45 +08:00
2026-09-05 22:31:52 +08:00
2026-09-15 08:17:05 +02:00
…
…
…
2026-09-15 08:17:05 +02:00
…
…
2026-09-01 13:34:23 +02:00
…
2026-09-01 13:32:49 +02:00
…
…
…
…