This website requires JavaScript.
Explore
Help
Sign In
dandri
/
proxmark3
Watch
1
Star
0
Fork
0
mirror of
https://github.com/RfidResearchGroup/proxmark3.git
synced
2026-10-02 23:38:46 +00:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
dfa3255fd698d2ec3048cd80a27588099bc42f40
proxmark3
/
client
/
resources
T
History
iceman1001
8393783548
one more entry in the mad
2026-09-14 12:40:51 +02:00
..
calypso
…
duox_trust
/nxp
…
felica
R&Y: Nomeclature updates to
felica_system_code_list.json
2026-09-07 10:09:18 +02:00
hardnested_tables
…
aid_desfire.json
another entry
2026-09-10 04:03:57 +02:00
aidlist.json
Add new ISO7816 AID values
2026-09-08 18:24:09 +03:00
capk.txt
…
ecp_taxonomy.json
…
ecplist.json
…
emv_defparams.json
…
gst.google.der
…
gst.passkit.der
…
hardnested_bf_bench_data.bin
…
hf_fido2_defparams.json
…
hidconfig_sample.json
…
iceman.txt
…
iclass_decryptionkey.bin
…
iclass_dump.bin
…
key_retail.bin
…
mad.json
one more entry in the mad
2026-09-14 12:40:51 +02:00
oids.json
…
pm3_generic_private_key.pem
…
pm3_generic_private_key.sha512.txt
…
sim011.bin
…
sim011.sha512.txt
…
sim013.bin
…
sim013.sha512.txt
…
sim020.bin
sim module firmware is now v4.60, (sim020.bin) it adds a better drain when T=0 exits abnormal (abort). Better waiting time floor, with faster ETU which doesnt shrink with WWT.\n Changes to i2c with SDA timings, also modified the fixed msleep(100) with an idle time waiting which leads to 107 ms off from every iteration.\n Added a ATR cache to remember which TA1 was autonegotiated. This impact i2c comms speed with sim module for same card. 'smart pps' is better documented.\n The sam_common.c now also logs 61xx and GET_RESPONSE :) and generic long-form ASN-1 lengths. trace list -t 7816 now also shows rdr frames in us. \n All in all, this should lead for 'emv reader -w' to go from 5.87sec to 2.78sec. 'hf seos sam' is down to 1.92sec. 'hw ping' is down to 0.57sec. A USB round trip is down from 20.8ms to 1.3ms. It should give a snappier end user experience
2026-08-27 22:37:32 +02:00
sim020.sha512.txt
sim module firmware is now v4.60, (sim020.bin) it adds a better drain when T=0 exits abnormal (abort). Better waiting time floor, with faster ETU which doesnt shrink with WWT.\n Changes to i2c with SDA timings, also modified the fixed msleep(100) with an idle time waiting which leads to 107 ms off from every iteration.\n Added a ATR cache to remember which TA1 was autonegotiated. This impact i2c comms speed with sim module for same card. 'smart pps' is better documented.\n The sam_common.c now also logs 61xx and GET_RESPONSE :) and generic long-form ASN-1 lengths. trace list -t 7816 now also shows rdr frames in us. \n All in all, this should lead for 'emv reader -w' to go from 5.87sec to 2.78sec. 'hf seos sam' is down to 1.92sec. 'hw ping' is down to 0.57sec. A USB round trip is down from 20.8ms to 1.3ms. It should give a snappier end user experience
2026-08-27 22:37:32 +02:00
sim022.bin
since it still felt a bit slow, Claude came up with the idea of burst mode transfers. A new sim module firmware 'sim022.bin' and we now can auto-negotiate for TA1 = 0x95 which give us 125 000 bits/s which is almost 10x from the 10752 bits/s we were doing before. Thanks Claude!
2026-08-28 01:16:11 +02:00
sim022.sha512.txt
since it still felt a bit slow, Claude came up with the idea of burst mode transfers. A new sim module firmware 'sim022.bin' and we now can auto-negotiate for TA1 = 0x95 which give us 125 000 bits/s which is almost 10x from the 10752 bits/s we were doing before. Thanks Claude!
2026-08-28 01:16:11 +02:00
sim023.bin
Extended T=1 support
2026-08-31 15:28:49 +08:00
sim023.sha512.txt
Extended T=1 support
2026-08-31 15:28:49 +08:00
sim024.bin
TA1=96 support for SIM module
2026-09-05 17:16:38 +08:00
sim024.sha512.txt
TA1=96 support for SIM module
2026-09-05 17:16:38 +08:00
vas.passkit.der
…
vas.springcard.der
…
vas.zebra.der
…