Files
dxl 6bc400db5e Fixed: FPGA PWM clock timing failed to meet the 400 MHz requirement.
Following discussions and debugging with the hardware engineer, the PWM clock frequency was reduced from 400 MHz to 200 MHz. Subsequent testing confirmed that voltage regulation remained largely unaffected.
2026-10-19 23:09:40 +08:00
..
2023-05-30 19:47:27 +02:00
2023-05-30 19:47:27 +02:00
2023-05-30 19:47:27 +02:00